
MS-1422 VER : 0A(09/11)

01 : BLOCK DIAGRAM
02 : PLATFORM
03 : Merom-1 CPU (HOST BUS)
04 : Merom-2 CPU (POWER/GND)
05 : 960GL-1 (HOST)
06 : 960GL-2 (DMI / VGA)
07 : 960GL-3 (DDR)
08 : 960GL-4 (Power-1)
09 : 960GL-5 (Power-2)
10 : 960GL-6 (GND)
11 : DDR2_SODIMM0
12 : DDR2_SODIMM1
13 : DDR2_Termination
14 : SDVO- CH7307
15 : CLOCK GEN (SLG8SP512)
16 : VGA, LVDS ,BL,TV,BUS SW
17 : ICH8M-1 (CPU/IDE/Azalia)
18 : ICH8M-2 (PCI/USB/PCIE/DMI)
19 : ICH8M-3 (SM BUS/GPIO)
20 : ICH8M-4 (POWER/GND)
21 : KBC/EC/uP (ENE3925)
22 : HDD,CDROM,BT,USB CONN.
23 : R5C847_PCI
24 : R5C847_Cardbus & Media Card
25 : R5C847_1394
26 : R5C847_Media Card CONN
27 : PCIE LAN (INTEL82566MM)
28 : MINI_PCIE, LED, SW
29 : MDC, TPM, FAN,SPI FLASH ROM
30 : AZALIA CODEC(ALC888)
31 : Audio Amp. & Jacks
32 : Super I/O&Port Replicator
33 : M_Battery select
34 : M_Battery Charger
35 : M_System Power
36 : DDR2 RAM POWER, +1.25V
37 : M_VTT, +1.5V
38 : M_Graphics Core
39 : M_CPU power
40 : Screw/EMI
41 : Non_Footprint for BOM
42 : Power Sequency-1
43 : Power Sequency-2
44 : Power_Diagram(DC& Battery)
45 : Power_Diagram(Only Battery)
46 : AMT BLOCK DIAGRAM
47 : Change History



MSI CORPORATION

Title	BLOCK DIAGRAM	
Size C	Document Number MS-14221	Rev 21
Date: Thursday, September 13, 2007	Sheet 1 of 48	

Voltage Rails

Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN OR DOCK IN	
+3VALW	3.3V always on power rail	PWR_SRC
+5VALW	5.0V always on power rail	PWR_SRC
+3VSUS	3.3V power rail	SUS_ON
+5VSUS	5.0V power rail	SUS_ON
+1_8VDIMM	1.8V power rail DDR	PM_SLP_S4
SMDDR_VTERM	0.9V DDR Termination voltage	PM_SLP_S4
+1_25VM	1.25V power rail AMT	PM_SLP_M
+1_05VM	1.05V power rail AMT	PM_SLP_M
+3VMCLK	3V power rail for AMT Clock Generator	PM_SLP_M
+3VRUN	3.3V switched power rail	PM_SLP_S3(RUND)
+5VRUN	5.0V switched power rail	PM_SLP_S3(RUND)
+1_25VRUN	1.25V switched power rail	PM_SLP_S3(RUND)
+1_5VRUN	1.5V power rail	PM_SLP_S3
+1_05VRUN(VTT)	1.05 rail for Processor & 965GM I/O	PM_SLP_S3
VHCORE	Core Voltage for Processor	VR_ON
+VGFX_CORE	Graphic core of GMCH switched power rail	GFX_VR_EN
ADD5V	5.0V Power rail Audio codec	+5VSUS(RUND)
+2.5VRUN	2.5V power rail CH7307(DVI)	+3VRUN

POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	S4_STATE#	SLP_M#	+V*ALWAYS	+V*SUS	+V*M	+V*RUN	Clocks
S0(Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3(Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	ON
S4(Suspend to Disk) /M1	LOW	HIGH	HIGH	LOW	HIGH	ON	ON	ON	OFF	ON
S5 / Soft OFF / M1	LOW	HIGH	LOW	LOW	HIGH	ON	ON	ON	OFF	ON
S3(Suspend to RAM)/MOFF	LOW	HIGH	HIGH	HIGH	LOW	ON	ON	OFF	OFF	OFF
S4(Suspend to Disk)/MOFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 / Soft OFF / MOFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF


Note : WHEN AC MODE , System turn on then +V*SUS will always keep high

MSI CORPORATION


Title: PLATFORM


Size: Custom | Document Number: MS-14221 | Rev: 21

Date: Thursday, September 13, 2007 | Sheet 2 of 48




MSI CORPORATION	
Title	Merom-1 (HOST BUS)
Size: Custom	Document Number: MS-14221
Rev	21
Date: Thursday, September 13, 2007	Sheet 3 of 48


U25D
VSS[001] VSS[002] VSS[003] VSS[004] VSS[005] VSS[006] VSS[007] VSS[008] VSS[009] VSS[010] VSS[011] VSS[012] VSS[013] VSS[014] VSS[015] VSS[016] VSS[017] VSS[018] VSS[019] VSS[020] VSS[021] VSS[022] VSS[023] VSS[024] VSS[025] VSS[026] VSS[027] VSS[028] VSS[029] VSS[030] VSS[031] VSS[032] VSS[033] VSS[034] VSS[035] VSS[036] VSS[037] VSS[038] VSS[039] VSS[040] VSS[041] VSS[042] VSS[043] VSS[044] VSS[045] VSS[046] VSS[047] VSS[048] VSS[049] VSS[050] VSS[051] VSS[052] VSS[053] VSS[054] VSS[055] VSS[056] VSS[057] VSS[058] VSS[059] VSS[060] VSS[061] VSS[062] VSS[063] VSS[064] VSS[065] VSS[066] VSS[067] VSS[068] VSS[069] VSS[070] VSS[071] VSS[072] VSS[073] VSS[074] VSS[075] VSS[076] VSS[077] VSS[078] VSS[079] VSS[080] VSS[081] VSS[082] VSS[083] VSS[084] VSS[085] VSS[086] VSS[087] VSS[088] VSS[089] VSS[090] VSS[091] VSS[092] VSS[093] VSS[094] VSS[095] VSS[096] VSS[097] VSS[098] VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] VSS[163]
A4 A8 A11 A14 A16 A19 A23 AF2 B6 B8 B11 B13 B16 B19 B21 B24 C5 C8 C11 C14 C16 C19 C2 C22 C25 D1 D4 D8 D11 D13 D16 D19 D23 D26 E3 E6 E8 E11 E14 E16 E19 E21 E24 F5 F8 F11 F13 F16 F19 F2 F22 F25 G4 G1 G23 G26 H3 H6 H21 H24 J2 J5 J22 J25 K1 K4 K23 K26 L3 L6 L21 L24 M2 M5 M22 M25 N1 N4 N23 N26 P3
P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 A2 AF6 AF11 AF13 AF16 AF19 AF21 A25 AF25
ZIF-SOCK478_1.27pitch-RH
V_CORE
(41A)
U25C
A7 A9 A10 A12 A13 A15 A17 A18 A20 B7 B9 B10 B12 B14 B15 B17 B18 B20 C9 C10 C12 C13 C15 C17 C18 D9 D10 D12 D14 D15 D17 D18 E7 E9 E10 E12 E13 E15 E17 E18 E20 F7 F9 F10 F12 F14 F15 F17 F18 F20 AA7 AA9 AA10 AA12 AA13 AA15 AA17 AA18 AA20 AB9 AC10 AB10 AB12 AB14 AB15 AB17 AB18
VCC[001] VCC[002] VCC[003] VCC[004] VCC[005] VCC[006] VCC[007] VCC[008] VCC[009] VCC[010] VCC[011] VCC[012] VCC[013] VCC[014] VCC[015] VCC[016] VCC[017] VCC[018] VCC[019] VCC[020] VCC[021] VCC[022] VCC[023] VCC[024] VCC[025] VCC[026] VCC[027] VCC[028] VCC[029] VCC[030] VCC[031] VCC[032] VCC[033] VCC[034] VCC[035] VCC[036] VCC[037] VCC[038] VCC[039] VCC[040] VCC[041] VCC[042] VCC[043] VCC[044] VCC[045] VCC[046] VCC[047] VCC[048] VCC[049] VCC[050] VCC[051] VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059] VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067] VCC[068] VCC[069] VCC[070] VCC[071] VCC[072] VCC[073] VCC[074] VCC[075] VCC[076] VCC[077] VCC[078] VCC[079] VCC[080] VCC[081] VCC[082] VCC[083] VCC[084] VCC[085] VCC[086] VCC[087] VCC[088] VCC[089] VCC[090] VCC[091] VCC[092] VCC[093] VCC[094] VCC[095] VCC[096] VCC[097] VCC[098] VCC[099] VCC[100]
AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AE10 AE12 AE14 AE15 AF17 AF18 AF20
VCCSENSE
VSSSENSE
ZIF-SOCK478_1.27pitch-RH
VTT
(2.5A)
VCCP[01] VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16]
G21 V6 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21
(130mA)
VCCA[01] VCCA[02]
B26 C26
Trace > 30
Place Cap close to pin
+1_5VRUN
C477 0.01U16X0402
C479 10U6.3X0805
V_CORE
VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6]
AD6 AF5 AE5 AF4 AE3 AF3 AE2
CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6 38
R88 100R1%0402
R89 100R1%0402
AF7
AE7
VCCSENSE 38
VSSSENSE 38
Trace : 18/7/50
Trace width = 18mils
Trace spacing = 7mils
other spacing = 50mils
length matched within 25mils
Place R close to CPU within 1"
close to cpu socket
VTT
C170 C168 C169 C144 C143 C145 0.1U10X0402
C160 C158 C154 C443 C463 C171 C442 C444 10U6.3X0805
C446 C450 C453 C456 C458 C457 C455 C142 10U6.3X0805
C452 C449 C147 C149 C155 C159 C161 C163 10U6.3X0805
C165 C157 C156 C148 C146 C162 C164 C445 10U6.3X0805
MSI CORPORATION
Title
Merom-2 (POWER/GND)
Size Custom
Document Number MS-14221
Rev 21
Date: Thursday, September 13, 2007
Sheet 4 of 48




Company	MSI CORPORATION
Title	CRESTLINE-1 (HOST BUS)
Size	B
Document Number	MS-14221
Rev	21
Date:	Thursday, September 13, 2007
Sheet	5 of 48




Strapping Configulation

CFG5 (Default=High)	CFG9 (Default=High)	CFG16 (Default=High)	CFG19 (Default=Low)	CFG20 (Default=Low)	SDVO_CTRLDATA
0= DMI x2 1= DMI x4	0= Reverse Lanes 1= Normal Operation	0=Dynamic ODT Disabled 1=Dynamic ODT Enabled	0= Normal 1= DMI Lanes Reversed	0 = Only SDVO or PCIE is operational 1 = SDVO and PCIE are operating simultaneously via the PEG port	1: SDVO card present 0:No SDVO card present


Title	MSI CORPORATION
	CRESTLINE-2 (DMI/VGA)
Size	Custom
Document Number	MS-14221
Rev	21
Date:	Thursday, September 13, 2007
Sheet	6 of 48



MSI CORPORATION		
Title: CRESTLINE-3 (DDR)		
Size: Custom	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 7 of 48	



MSI CORPORATION	
Title	CRESTLINE-4 (POWER-1)
Size: Custom	Document Number: MS-14221
Rev	21
Date: Thursday, September 13, 2007	Sheet 8 of 48





MSI CORPORATION

Title: CRESTLINE-5 (POWER-2)


Size: Custom | Document Number: MS-14221 | Rev: 21

Date: Thursday, September 13, 2007 | Sheet 9 of 48





MSI CORPORATION		
Title: **CRESTLINE-6 (VSS)**		
Size: Custom	Document Number: **MS-14221**	Rev: 21
Date: Thursday, September 13, 2007	Sheet 10 of 48	




MSI CORPORATION


Title: DDR2 SODIMM 0

Size: Custom | Document Number: MS-14221 | Rev: 21

Date: Thursday, September 13, 2007 | Sheet 11 of 48




MSI CORPORATION		
Title: DDR2 SODIMM 1		
Size: Custom	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 12 of 48	




Layout note: Place one cap close to every 2 pullup resistors terminated to +SMDDR_VTERN.


MSI CORPORATION		
Title: DDR2 TREMINATION		
Size: Custom	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 13 of 48	



NC ALL OF
SDVO---9/11



MSI CORPORATION			
Title: SDVO- CH7307			
Size: Custom	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007	Sheet 14 of 48		



PCIF_5/ITP_EN	
0	SRC_8
1	CPU_ITP

PCI4/SEL_LCDCLK		
SEL_LCDCLK#	Pin 13/14	Pin 17/18
PIN6:LOW	DOT_96 / DOT_96#	LCDCLK / LCDCLK#
PIN6:High	SRC_0 / SRC_0#	27M / 27M_SS

Description/Function	Mapping	Power up condition
CLKREQ_A# enable 0 = Configure pin 1 as PCI_0 output 1 = Configure pin 1 as CLKREQ_A# input	CLKREQ_A# control SRC_2 output	0
CLKREQ_H# enable 0 = Configure pin 33 as SRC_11 output 1 = Configure pin 33 as CLKREQ_H# input	CLKREQ_H# control SRC_10 output	0

CPU Table			FSB Freq (MHz)
BSEL[2]	BSEL[1]	BSEL[0]	
L	H	H	667 MHz
L	H	L	800 MHz


For ICS-CK505 Use
L:Overclocking of CPU and SRC Allowed
H:Overclocking of CPU and SRC NOT allowed


MSI CORPORATION

Title: CLOCK Generator (SLG8SP512)


Size: Custom | Document Number: MS-14221 | Rev: 21


Date: Thursday, September 13, 2007 | Sheet 15 of 48



+3VRUN
R34
10KR0402
32 DOCK_EN#
U5
SEL
50 Ohm
6 VGA_R_GM
6 VGA_G_GM
6 VGA_B_GM
6 VGA_HSYNC_GM
6 VGA_VSYNC_GM
YA
YB
YC
YD
YE
GND1
GND2
GND3
GND4
VDD1
VDD2
VDD3
VDD4
IA0
IB0
IC0
ID0
IE0
IA1
IB1
IC1
ID1
IE1
DOCK_R 32
DOCK_G 32
DOCK_B 32
DOCK_HS 32
DOCK_VS 32
VGA_R
VGA_G
VGA_B
PI3V512QE_QSOP24
DOCK_EN#
Low :Yn to 1n0
High :Yn to 1n1
C360
C379
C377
C45
0.1U10X0402
+5VRUN
D2
S-BAS40WS_SOD323-RH
R14
2.2KR0402
R5
2.2KR0402
CRT5V
C6
0.1U10X0402
60L500m_100 L17
60L500m_100 L14
60L500m_100 L13
/VGA_R
/VGA_G
/VGA_B
L16
L15
L12
60L500m_100
LRED
LGREEN
LBLUE
DDC2BD
DDC2BC
HSYN
VSYN
55 Ohm
CON7
DDC2BD
HSYN
VSYN
DDC2BC
CONN-D-SUB15F_blue-3
N59-15F0351-A10
vga_dsub15pf
R296
150R1%0402
R292
150R1%0402
R289
150R1%0402
C350
C346
C339
C351
C347
C340
C349
C345
C341
C7
C17
C12
C10
10P25N0402
22P50N0402
X_22P50N0402
X_C22P50N0402
R7
2.2KR0402
Q1
_N-BSS138_NL_SOT23-LF
6 VGA_CLK
DDC2BC
R12
2.2KR0402
Q2
_N-BSS138_NL_SOT23-LF
6 VGA_DATA
DDC2BD
Q17
P-APM2307A_SOT23
+3V_LCD
R299
1M_0402
C359
0.01U16X0402
C367
C364
10U10Y0805
0.1U10X0402
R300
100KR0402
/LVDS_VDDEN#
LVDS_VDDEN#
R302
47R0805
6 LVDS_VDD_EN
Q19
2N7002
R304
100KR0402
Q18
2N7002
PWR_SRC
C366
C365
0.1U50Y0603
LI-ON
BR-AD-ADJ
JLCD1
LVDS_30P
LVDS_TXLCLK+
LVDS_TXLCLK-
LVDS_TXL2+
LVDS_TXL2-
LVDS_TXL1+
LVDS_TXL1-
LVDS_TXL0+
LVDS_TXL0-
6 LVDS_DDC_DATA
6 LVDS_DDC_CLK
C43
R308
2.2KR0402
R305
2.2KR0402
LVDS_DDC_CLK
LVDS_DDC_DATA
L22
X_CMC-L02-9008014-T34
L23
X_CMC-L02-9008014-T34
L24
X_CMC-L02-9008014-T34
L21
X_CMC-L02-9008014-T34
LVDS_TXLCLK+ 6
LVDS_TXLCLK- 6
LVDS_TXL2+ 6
LVDS_TXL2- 6
LVDS_TXL1+ 6
LVDS_TXL1- 6
LVDS_TXL0+ 6
LVDS_TXL0- 6
TV_C_GM
TV_Y_GM
L20
L19
150Ohm0603
LC
LY
R310
150R1%0402
R303
150R1%0402
C369
C370
C361
C362
5.6P50N0402
50 Ohm
55 Ohm
CON13
S-video
AMP_1734094-1
SW1
CASHTEC_FR3S1520_REED_SW
<CONN NAME>
R1
10KR0402
LID#
C1
2200P50X0402
21
6 LVDS_BLON
R301
100KR0402
U21
S08P5X_SC70
BL-ON
R307
33R_0603
21 BR-AD-ADJ
R306
33R_0603
LI-ON
/BR-AD-ADJ
C368
0.01U16X0402
C363
0.01U16X0402
MSI CORPORATION
Title
VGA, LVDS ,BL,TV,BUS SW
Size
Custom
Document Number
MS-14221
Rev
21
Date: Thursday, September 13, 2007
Sheet 16 of 48



Title	MSI CORPORATION
	ICH8M-1 (CPU/IDE/Azalia)
Size	Custom
Document Number	MS-14221
Rev	21
Date:	Thursday, September 13, 2007
Sheet	17 of 48


place Cap close to ICH8 within 250mils
U28D
PCI-Express
Direct Media Interface
SPI
USB
ICH8M ENHANCE
U28B
PCI
Interrupt I/F
ICH8M ENHANCE
Trace within 0.5" with 8mils
Trace <0.5"
NC--9/11
NC--9/11
EMI:
CI100 NEAR SB
BOOT BIOS STRAP
BOOT DEVICE | GNT0 | SPI_CS1#
LPC | 1 | 1
SPI | 0 | 1
PCI | 1 | 0
MSI CORPORATION
Title
ICH8M-2 (PCI/USB/PCIE/DMI/SPI)
Size Custom
Document Number MS-14221
Rev 21
Date: Thursday, September 13, 2007
Sheet 18 of 48


+3VRUN
R129 10KR0402 CLK_SATA_OE#
R149 10KR0402 PM_THRM#
R133 10KR0402 SIRQ
R351 10KR0402 P_CLKRUN#
R147 100KR0402 IMVP_PWRGD
+3VSUS
R125 10KR0402 SMBALERT#
R151 10KR0402 PM_SYS_RESET#
R99 2.2KR0402 SUS_SMBDATA
R97 2.2KR0402 SUS_SMBCLK
R145 10KR0402 PM_RI#
R153 10KR0402 PM_BATLOW#
R144 1KR0402 PCIE_WAKE#
R154 10KR0402 LAN_PHYPC
R112 10KR0402 CL_RST#1
R347 10KR0402 SUSPWRACK
R352 10KR0402 HWSPND#
Non AMT: R112 installed
U28C
ICH8M ENHANCE
SMB
SATA GPIO
Clocks
SYS GPIO
Power MGT
GPIO
MISC Controller Link
SUS_SMBCLK
SUS_SMBDATA
SMLINK_CLK
SMLINK_DATA
PM_RI#
LPCPD#
PM_SYS_RESET#
PM_BMBUSY#
SMBALERT#
PM_STP_PCI#
PM_STP_CPU#
P_CLKRUN#
PCIE_WAKE#
SIRQ
PM_THRM#
VR_PWRGD_CLKEN
KBSMI#
KBSCI#
HWSPND#
LAN_PHYPC
TP13
CLK_SATA_OE#
GPIO39
MB_ID1
SPKR
MCH_ICH_SYNC#
TP3
SATA0GP/GPIO21
SATA1GP/GPIO19
SATA2GP/GPIO36
SATA3GP/GPIO37
CLK14
CLK48
SUSCLK
SLP_S3#
SLP_S4#
SLP_S5#
S4_STATE#/GPIO26
PWROK
DPRSLPVR/GPIO16
BATLOW#
PWRBTN#
LAN_RST#
RSMRST#
CK_PWRGD
CLPWROK
SLP_M#
CL_CLK0
CL_CLK1
CL_DATA0
CL_DATA1
CL_VREF0
CL_VREF1
CL_RST#
MEM_LED/GPIO24
ME_EC_ALERT/GPIO10
EC_ME_ALERT/GPIO14
WOL_EN/GPIO9
TP10
TP4
RN4 8P4R_10KR0402
R103 100R0402
R102 100R0402
R357 100R0402
R381 0R0402
R353 100R0402
R152 100KR0402
+3VRUN
U26
LVC1G04_SOT23-5
R354 100KR0402
+3VSUS
R158 3.24KR1%
R159 453R1%
C203 0.1U10X0402
R349 X_3.24KR1%
R350 X_453R1%
C467 X_0.1U10X0402
NC--9/12
When GPIO39 is not Low,the ICH8 enter test mode for Gigabit LAN
R116 100KR0402
R122 100KR0402
R127 X_100KR0402
NON AMT: MB_ID is LOW
AMT: MB_ID is High
Non AMT: Q10 & Q12 NC
Q10 X_N-BSS138_NL
R100 10KR0402
21,33 BATCLK_M
SMLINK_CLK
To EC , Battery
Q12 X_N-BSS138_NL
R101 10KR0402
21,33 BATDATA_M
SMLINK_DATA
Q9 N-BSS138
R94 2.2KR0402
11,12,28 SUS_SMBCLK
SMB_CLK_M2 15
R96 X_0R0402
To CLK Gen.
To MiniCard&DIMM
Q11 N-BSS138
R95 2.2KR0402
11,12,28 SUS_SMBDATA
SMB_DATA_M2 15
R98 X_0R0402
MSI CORPORATION
Title
ICH8M-3 (SM BUS/GPIO)
Size Custom
Document Number MS-14221
Rev 21
Date: Thursday, September 13, 2007
Sheet 19 of 48




MSI CORPORATION


Title: **ICH8M-4 (POWER/GND)**

Size	Document Number	Rev
Custom	MS-14221	21


Date: Thursday, September 13, 2007 | Sheet 20 of 48


CON15
LPC_FRAME#
LAD3
LAD2
LAD1
LAD0
L_LDRQ0#
LPC_DEBUG
SIRQ
LPC_RST#
17,32 L_LDRQ0#
15 LPC_DEBUG
+5VRUN
+3VRUN
FWH_ID0
R309
X_10KR0402
BH1X14HS_white-RH
N32-1140060-M06
53398_14
U7
GND
VCC
VCCA
AGND
POWER & GND
C66
0.1U10X0402
L2
80L700m_150
C86
0.1U10X0402
C65
10U10Y0805
CP1
X_COPPER
LPC
GPIO05/LRST#
SERIRQ
LFRAME#
LAD0
LAD1
LAD2
LAD3
LCLK
GPIO1D/CLKRUN#
18,29,32 LPC_RST#
19,23,29,32 SIRQ
17,29,32 LPC_FRAME#
17,29,32 LAD0
17,29,32 LAD1
17,29,32 LAD2
17,29,32 LAD3
15 LPC_EC_CLK
EC_CLKRUN#
GPIO01/KBRST#
GPIO00/GA20
GPIO0E/ECSCI#
ECRST#
KB_RESET#
EC_A20GATE
KB_SCI#
KBIN0
KBIN1
KBIN2
KBIN3
KBIN4
KBIN5
KBIN6
KBIN7
GPIO30/KSI0/ISPE51_RX
GPIO31/KSI1
GPIO32/KSI2
GPIO33/KSI3
GPIO34/KSI4
GPIO35/KSI5
GPIO36/KSI6
GPIO37/KSI7
KBOUT0
KBOUT1
KBOUT2
KBOUT3
KBOUT4
KBOUT5
KBOUT6
KBOUT7
KBOUT8
KBOUT9
KBOUT10
KBOUT11
KBOUT12
KBOUT13
KBOUT14
KBOUT15
KBOUT16
KBOUT17
GPIO20/KSO0/TP_TEST
GPIO21/KSO1/TP_PLL
GPIO22/KSO2
GPIO23/KSO3/ISP_EN#
GPIO24/KSO4
GPIO25/KSO5
GPIO26/KSO6
GPIO27/KSO7
GPIO28/KSO8
GPIO29/KSO9
GPIO2A/KSO10
GPIO2B/KSO11
GPIO2C/KSO12
GPIO2D/KSO13
GPIO2E/KSO14
GPIO2F/KSO15/ISPE51_TX
GPIO48/KSO16
GPIO49/KSO17
KBC
GPIOA4/PSCLK1/P80_CLK
GPIO4B/PSDAT1/P80_DAT
GPIO4C/PSCLK2
GPIO4D/PSDAT2
GPIO4E/PSCLK3
GPIO4F/PSDAT3
PS2 I/F
GPIO02
GPIO03
GPIO04
GPIO06
GPIO07
GPIO08
GPIO09
GPIO0A
GPIO0B
GPIO0C
GPIO0D
GPIO11
GPIO18
GPIO19
GPIO1B
GPIO1C
GPIO1E
GPIO1F
GPIO54
GPIO56
GPIO57
GPIO58/SPI_CLK
GPIO59
GPIO
GPIO41/CIR_RLC_TX
GPIO40/CIR_RX
CIR
GPIOXIOA0/SPI_SEL#
GPIOXIOA1
GPIOXIOA2
GPIOXIOA3
GPIOXIOA4
GPIOXIOA5
GPIOXIOA6
GPIOXIOA7
GPIOXIOA8
GPIOXIOA9
GPIOXIOA10
GPIOXIOA11
GPIOXIOA12
GPIOXIOA13
GPIOXIOA14
GPIOXIOA15
GPXOA16
GPXOA17
GPXOA18
GPIO51/A19
SPI_SEL#
KB_PWRBT#
3G_ON
CAMERA_ON
TV_ON#
R372
X_0R0402
BT_PWR_ON#
WLAN_PWRON
VR_ON
LED_CHARGE#
LED_BATLOW#
LED_BLUETOOTH#
WLAN_LED#
ENCHG_1P
ENCHG_1P
ENCHG_2P
ENCHG
PRE_CHG
SUS_ON
RUN_ON
SEARCH/CAMERA_K#
RSMRST#
X-BUS
GPIXD0
GPIXD1
GPIXD2
GPIXD3
GPIXD4
GPIXD5
GPIXD6
GPIXD7
THERMAL_INT#
CAMERA_INS#
KB_ID
TP1
ENERGY_DET_17,27
ENERGY_DET_PR_27
EC_ID
EC_ID High:AMT Mode
EC_ID Low: Non AMT Mode
RD#/SPI_DI
WR#/SPI_DO
SELMEM#/SPI_CS#
EC_RD#
EC_WR#
EC_CS#
GPIO50/SELIO1#
EC_BLON
GPIO52/E51_CS#
GPIO16/E51_TX
GPIO17/E51_RX
E51TXD
E51RXD
TP11
TP12
SM-BUS
GPIO44/SCL1
GPIO45/SDA1
GPIO46/SCL2
GPIO47/SDA2
BATCLK_M 19,33
BATDATA_M 19,33
SMB_CPU_CLK 3
SMB_CPU_DATA 3
PWM
GPIO0F/PWM1
GPIO10/PWM2
GPIO12/FANPWM3
GPIO13/FANPWM4
GPIO14/FANFB1
GPIO15/FANFB2
3G_K#
ECO_K#
LAN_SEL
FAN_TACH1
D/A
GPO3C/DA0
GPO3D/DA1
GPO3E/DA2
GPO3F/DA3
BR-AD-ADJ
FAN1_DA
MDC_OFF
A/D
GPI38/AD0
GPI39/AD1
GPI3A/AD2
GPI3B/AD3
GPI42/AD4
GPI43/AD5
PMON_EC
KB LED
GPIO1A/NUMLED
GPIO53/E51_TMR1/CAPLED
GPIO55/E51_INT0/SCRLED
LED_NUM#
LED_CAP#
LED_SCR#
CLOCKS
XCLKI
XCLKO
XCLKO_GND
EC_XIN
EC_XOUT
C63
1U10X0603
37,38 ALLSYSPG
ENE3925_B1_LQFP144
U3
MX25L512MC
CE#
SO
WP#
VSS
VDD
HOLD#
SCK
SI
SPI_HOLD#
EC_SPICLK
EC_WR#
C44
0.1U10X0402
C47
0.1U10X0402
CON14
X_EC_SPI_CONN
R35
3.3KR0402
CON1
CONN-FPC25B_white-RH
N5A-25F0070-A10
FPC_S25
KBOUT0
KBOUT1
KBOUT2
KBIN0
KBIN1
KBIN2
KBIN3
KBOUT3
KBOUT4
KBIN4
KBIN5
KBIN6
KBIN7
KBOUT5
KBOUT6
KBOUT7
KBOUT8
KBOUT9
KBOUT10
KBOUT11
KBOUT12
KBOUT13
KBOUT14
KBOUT15
R77
0R0402
EC_RST#
DB8
X_S-BAS40WS_SOD323-RH
CB2
X_1U10X0603
Close to Pin42
KB3925 builds in power-on reset.
power on: 2.6~2.7V Reset
power off: 2.4~2.3V Reset
C70
0.1U10X0402
NC--9/11
R53
10KR0402
R57
10KR0402
RN10
X_8P4R-10KR0402
32 DOCK_PS_CLK1
32 DOCK_PS_DATA1
32 DOCK_PS_CLK2
32 DOCK_PS_DATA2
22 TP_CLK
22 TP_DATA
R43
X_100KR0402
R37
100KR0402
For 1422--9/12
SPI_SEL#:FLASH MODE
High:ISA Mode(Default pull up)
Low:SPI Mode(need external pull Low)
KBOUT3: ISP MODE
High:Normal operation(Default pull up)
Low:ISP Mode(need external pull Low)
BATCLK_M
BATDATA_M
RB2
RB1
2.2KR0402
H/W Strap for ENE 3925B
R41
10KR0402
R74
X_470KR0402
SPI_SEL#
KBOUT3
R73
R72
R49
R50
10KR0402
KBSMI#
KBSCI#
H_A20GATE
KBRST#
28 PWR_SW_K#
33,34 AC_IN#
33 BAT_IN#
19 PM_S4_STATE#
19,35,36,37 PM_SLP_S3#
19,35,36 PM_SLP_M#
19 LAN_WOL_EN
16 LID#
35 SUSPWROK
R52
0R0402
ALLSYSPG
19 AC_PRESENT
19 SUSPWRACK
KB_SMI#
28 LED_ACPI#
28 BT_WLAN_K#
33 AC_CTL
28 MAIL_K#
28 IE_K#
28 LED_ECO#
19,36 PM_SLP_S4#
R39
DIMM_ON
X_0R0402
/PM_SLP_S4#
EC_SPICLK
R1
33R0402
CI102
22P50N0402
For EMI
DB3
DB6
DB2
DB7
DB1
S-RB551V-30_SOD323
17 KBRST#
19 KBSCI#
17 H_A20GATE
19 KBSMI#
19 PM_PWRBTN#
KB_RESET#
KB_SCI#
EC_A20GATE
KB_SMI#
PM_PWRBTN#
KB_PWRBT#
R40
R42
R48
R44
100KR0402
PRE_CHG
ENCHG
RSMRST#
ENCHG_2P
R45
10MR1%0402
EC_XOUT
YT1
32.768KHZ12.5P_S-RH-2
C62
18P50N0402
C61
18P50N0402
CLOSE TO CHIP
38 VR_ON
+3VSUS
U30A
NC7WZ14_SC70
S-RB551V-30_SOD323
DB9
R373
147K0603
C526
1U10X0603
U30B
NC7WZ14_SC70
R60
10KR_0402
DB4
S-RB551V-30_SOD323
R56
10KR_0402
U8
S08P5X_SC70
6,19 MPWROK
JNC24
X_0R0402
+1_8VDIMM_PG 36
+1_05VM_PG 36
C75
0.1U10X0402
JNC25
X_0R0402
+1_5VRUN_PWRGD 37
VTT_PWRGD 37,38
MSI CORPORATION
Title
KBC/EC/uP (ENE3925)
Size
Custom
Document Number
MS-14221
Rev
21
Date: Thursday, September 13, 2007
Sheet 21 of 48

SATA HDD




WEB CAM for Channel




NC--9/12


FINGERPRINT & TOUCH PAD




NC--9/12

PATA CDROM/DVD







PIN32:PDIAG
PIN37:PASP
PIN47:CABLE SELECT
Low:Master
NC or High:Slave




USB CONNECTOR



BLUETOOTH






MSI CORPORATION


Title: HDD,CDROM,BLUETOOTH,USB CONN.

Size: Custom | Document Number: MS-14221 | Rev: 21

Date: Thursday, September 13, 2007 | Sheet 22 of 48




MSI CORPORATION		
Title: R5C847_PCI		
Size: B	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 23 of 48	



Title	R5C847_Cardbus & Media
Size	B
Document Number	MS-14221
Rev	21
Date:	Thursday, September 13, 2007
Sheet	24 of 48

MSI CORPORATION



*TPA/TPA#,TPB/TPB# pair trace : As close as possible.
*TPA/TPA#,TPB/TPB# pair trace : Same length electrically.


*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).


RICOH RECOMMEND ! (For TPAxx and TPBxx)

Please confirm whether or not signal meets these conditions.


- Layout these signals on top or bottom layer
- No via-hole for these signal lines
- Shield GND for TPAxx and TPBxx separately
- Impedance control required for TPAxx and TPBxx
- Use choke coils dedicated for IEEE1394

MSI CORPORATION		
Title: R5C847_1394		
Size: B	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 25 of 48	







Media I/F	SD Card	Memory Stick	xD Card
MDIO00	SD_CD#	X	XD_CD0#
MDIO01	X	MS_CD#	XD_CD1#
MDIO02	X	X	XD_CE#
MDIO03	SD_WP#	X	XD_R/B#
MDIO04	SD_PWR0	MS_PWR	XD_PWR
MDIO05	X	X	XD_WP#
MDIO06	SD_LED#	MS_LED#	XD_LED#
MDIO07	SD_EXTCK	MS_EXTCK	X
MDIO08	SD_CMD	MS_BS	XD_WE#
MDIO09	SD_CLK	MS_CLK	XD_RE#
MDIO10	SD_DATA0	MS_DATA0	XD_DATA0
MDIO11	SD_DATA1	MS_DATA1	XD_DATA1
MDIO12	SD_DATA2	MS_DATA2	XD_DATA2
MDIO13	SD_DATA3	MS_DATA3	XD_DATA3
MDIO14	X	X	XD_DATA4
MDIO15	X	X	XD_DATA5
MDIO16	X	X	XD_DATA6
MDIO17	X	X	XD_DATA7
MDIO18	X	X	XD_CLE
MDIO19	X	X	XD_ALE



MSI CORPORATION	
Title	R5C847_Media Card CONN
Size: B	Document Number: MS-14221
Rev	21
Date: Thursday, September 13, 2007	Sheet 26 of 48



Place C354 & C355 close to LAN chip
Place the R28 & R29 & R31 within 1" from LAN chip
Place termination resistors and caps near to lan controller(less than 0.25")
R297 Close to LAN chip
Place crystal less than 660mils from LAN chip
Place close to LAN Chip
Place close to LAN Chip
3/28 FOR EMI
LAN Energy Detect
Keep the caps (C14,C15) very close to the MDI lines
P/R Energy Detect
Keep the caps (C9,C11) very close to the MDI lines
SEL:
Low An to nB1
High An to nB2
CON9:
Pin9 is LED+,Pin10 is LED-(Green)
Pin11 is LED+,Pin12 is LED-(Yellow)
MSI CORPORATION
PCIE LAN (INTEL 82566MM)
MS-14221
Thursday, September 13, 2007

WLAN CARD





N11-0520020-SH4
MINI_PCI_SMT_52P

3G CARD




N11-0520020-SH4
MINI_PCI_SMT_52P





For Channel:MAIL_K#=P1




MSI CORPORATION

Title: **MINI_PCIE, LED, SW**


Size	Document Number	Rev
Custom	MS-14221	21

Date: Thursday, September 13, 2007 Sheet 28 of 48


SPI FLASH(16M)




MDC Connector




CPU FAN



TPM 1.2



MSI CORPORATION			
Title: MDC, TPM, FAN,SPI FLASH ROM			
Size: Custom	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007	Sheet 29 of 48		



AGC_ON0FF	AGC_ON/0FF
L	ON
H	OFF

AGC_Attack	Attack Time
L	1 ms
H	2 ms

AGC_LV1	AGC_LV2	AGC_ON Level	Output RL=8 Ohm
L	L	9.8dBV	1.2W
L	H	9.0dBV	1.0W
H	L	8.1dBV	0.8W
H	H	6.0dBV	0.5W


AGC Recovery1	AGC Recovery2	Recovery Time
L	L	1.0S
L	H	2.0S
H	L	4.0S
H	H	8.0S

MSI CORPORATION


Title: **AZALIA CODEC(ALC888)**

Size: Custom | Document Number: **MS-14221** | Rev: 21


Date: Thursday, September 13, 2007 | Sheet 30 of 48




Internal Speaker Connector



MIC Jack
(PINK)




Internal Microphone




SPDIF & LineOut Jack
(GREEN)


MSI CORPORATION		
Title: **Audio Amp. & Jacks**		
Size: Custom	Document Number: **MS-14221**	Rev: 21
Date: Thursday, September 13, 2007	Sheet 31 of 48	


CLKIN Pin	Frequency	CLOCKCF Bit 5
	48 MHz	0
	14.31818 MHz	1






BADDR Strapping Options		
BADDR	I/O Address	
	Index Register	Data Register
0	2Eh	2Fh
1 (default)	164Eh	164Fh








NC all parts--9/12

MSI CORPORATION		
Title: Super IO-PC87383& Port Replicator		
Size: Custom	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 32 of 48	



MSI CORPORATION		
Title: Battery Select		
Size: Custom	Document Number: MS-14221	Rev: 21
Date: Thursday, September 13, 2007	Sheet 33 of 48	

Adapter= 90 W
Adapter input voltage set 17.4 Voltage
2.048/7.15*(53.6+7.15)=17.4V

3S1P: Charge current set 1.5 Amp
3S2P: Charge current set 3 Amp
3S3P: Charge current set 4.5 Amp
Pre-charger: Charge current set 220mA


CELL GND=2 CELLS
FLOAT=3 CELLS
REFIN=4 CELLS

SET Iin MAX = 3.1A


9/13 modify P/N


ENCHG-2P	ENCHG-1P	PRE_CHG	ENCHG	
0	0	1	1	Pre-charge
0	1	0	1	3S1P-Fast charge
1	0	0	1	3S2P-Fast charge
0	0	0	1	3S3P-Fast charge
0	0	0	0	STOP CHARGE


MSI CORPORATION			
Title: Battery Charger			
Size: Custom	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007	Sheet 34 of 48		




MSI CORPORATION	
Title	SYSTEM POWER 3/5V
Size: Custom	Document Number: MS-14221
Rev	21
Date: Thursday, September 13, 2007	Sheet 35 of 48


The Limited Current = 10A
Current Limit at 7 Amp
Non AMT-- 9/12
3/27
PWR_SRC
+5VSUS
+1_8VDIMM
+1_25VM
+1_25VRUN
PU7
OZ813LP_QFN24
PU3
_RT9173BCS_SOIC8
PU2
APL5915
PQ23
PQ5
PQ9
N-AO4468_SOIC8
NN-SP8K10S_SO8_0
N-FDS6676AS_SOIC8
PD3
RB717F_SOT323
DB12
DB13
RB551V-30_SOD323
X_RB551V-30_SOD323
J32 X
TP7
PL2
CH-1.5U10A
PL3
CH-1.5U18A_S
8132_VDDA
8132_DL1
8132_DL2
8132_DH1
8132_DH2
8132_LX1
8132_LX2
8132_CS1P
8132_CS1N
8132_CS2P
8132_CS2N
8132_VREF
8132_VSET2
+1_8V_REFEN
+1_8VDIMM_PG
+1_25VM_PG
+1_05VM_PG
SMDDR_VTERM
PM_SLP_S3#
PM_SLP_M#
PM_SLP_S4#
19,21 PM_SLP_S4#
21 +1_8VDIMM_PG
21 +1_05VM_PG
30,35 RUND
MSI CORPORATION
DDR2 RAM POWER, +1.25V
MS-14221
Custom
Rev 21
Thursday, September 13, 2007
Sheet 36 of 48


Current Limit at 7 Amp
Current Limit at 7 Amp
Vout=Vref(105k)/(124k+44.2k+105k)
Vref=2.75V
Vout=1.05V
Vout=Vref(105k+44.2k)/(124k+44.2k+105k)
Vref=2.75V
Vout=1.50V
OZ813LP_QFN24
PWR_SRC
+5VSUS
+1_5VRUN
VTT
813_DL1
813_DL2
813_DH1
813_DH2
813_LX1
813_LX2
813_CS1P
813_CS1N
813_CS2P
813_CS2N
813_VDDA
813_VREF
813_VSET1
813_VSET2
+1_5VRUN_PWRGD
VTT_PWRGD
PM_SLP_S3# 19,21,35,36
21,38 VTT_PWRGD
21 +1_5VRUN_PWRGD
MSI CORPORATION
+1_5VRUN , VTT POWER
MS-14221
Custom
Rev 21
Thursday, September 13, 2007
Sheet 37 of 48


Throttling temp.
105 degree C
Iocset*Roc=Iocp*Rdroop
R143=Roc=55A*2.1m Ohms/10uA ~ 11.5K
Where :
Rdroop is Intel spec : -2.1m Ohms
Iocp is desire over current
Iocset is recommendation 10uA from
Rbias
Panasonic
ERT-J1VR103J
Close to Phase 1 Inductor
Rdroop2=[N*Rdroop/(DCR*G)-1]*Rin
R52=[2*2.1m/(1.8m*0.83)-1]*1K=1.8K
Rdroop:Intel spec. -2.1m Ohms
Parallel
Parallel
100 mil Trace list for layout
DH1_VCORE & DH2_VCORE
LX1_VCORE & LX2_VCORE
DL1_VCORE & DL2_VCORE
ISL6262A_MLFP_48
MSI CORPORATION
CPU POWER
MS-14221


HOLES_S295D110_P
MH20 X_7.5X7.5
MH8 X_7.5X7.5
MH12 X_7.5X7.5
MH19 X_7.5X7.5
MH18 X_7.5X7.5
MH6 X_7.5X7.5
MH9 X_7.5X7.5
MH7 X_7.5X7.5
MH17 X_7.5X7.5
MH10 X_7.5X7.5
MH14 X_7.5X7.5
PTH
PCB Fix Hole
H1 H2 H3 H4
npth157
MH16 X_R213D118 FOR CPU
MH13 X_R213D118 FOR CPU
MH15 X_R213D118 FOR CPU
MH11 X_R213D118 FOR CPU
+2_5VRUN
CI2 X_0.1UX0402
for CPU
SMDDR_VTERM
CI45 X_0.1UX0402
MH3 X_R213D118 FOR CPU
MH2 X_R213D118 FOR CPU
MH1 X_R213D118 FOR CPU
for CPU Fan
STAND OFF
HOLES_R177D91
HT6
HT5
for MDC(BOT)
HT2
HT1
For WLAN(BOT)
For 3G card(BOT)
HOLES_R213D118
HT3
HT4
for HDD(BOT)
MH4 X_R213D118
HT7 X_R213D118
For ME
For EMI
+1_25VM
CI23 CI24 CI42 CI50 CI25 X_C0.1UX0402
+1_8VDIMM
CI19 CI37 CI96 CI93 CI35 CI18 CI20 CI28 CI36 CI39 CI17 CI27 CI40 CI33
X_0.1UX0402
VTT
CI41 CI30 CI34 CI44 CI51 CI65 CI62 CI61
+1_5VRUN
CI66 CI59 CI60 X_0.1UX0402
DACKING_IN
CI1 CI6 CI10 CI11 CI8 CI7 CI4
PWR_SRC
CI53 CI56 CI57 CI22 CI26 CI13 CI32 CI9
EMI
PAD2 X_MS-55101-RH
PAD11 X_MS-55101-RH
PAD8 2.0*4.5*4.5mm
PAD5 X_MS-55101-RH
PAD4 X_MS-55101-RH
PAD1 X_MS-55101-RH
PAD3 X_MS-55101-RH
PAD6 X_MS-55101-RH
PAD10 2*4.5*7mm
PAD7 X_MS-55101-RH
PAD9 2.0*4.5*4.5mm
PAD12 X_MS-55101-RH
PAD13 2.5*4.5*6.0mm
PAD14 2.5*4.5*6.0mm
PAD15 X_MS-55101-RH
+5VSUS
CI89 CI91 CI97 CI101 CI15 CI81 CI16 CI88
+5VRUN
CI14 CI12 CI95 CI54 CI72 CI78 CI63 CI47 CI21 CI29
+3VSUS
CI90 CI92 CI99 CI94 CI98 CI58 CI71 CI82
+3VRUN
CI31 CI5 CI68 CI55 CI38 CI64 CI3 CI67 CI43
X_0.1UX0402
J8 L1_4.5mil_55_Ohm
J13 L1_DIFF_4/7/4_100_Ohm+
J27 L3_DIFF_8/7/8_70_Ohm+
J11 L3_DIFF_3.5/16/3.5_110_Ohm+
J23 L1_6mil_50_ohm
J22 L1_DIFF_4/7/4_100_Ohm-
J26 L3_DIFF_8/7/8_70_Ohm-
J21 L3_DIFF_3.5/16/3.5_110_Ohm-
J6 L1_10.5mil_37.5_Ohm
J3 L1_DIFF_4/12/4_110_Ohm+
J15 L3_DIFF_4/6/4_90_Ohm+
J18 L1_DIFF_8/4.5/8_70_Ohm+
J5 L1_DIFF_4/12/4_110_Ohm-
J17 L3_DIFF_4/6/4_90_Ohm-
J16 L1_DIFF_8/4.5/8_70_Ohm-
J20 L3_4mil_55_Ohm
J10 L3_DIFF_4/11/4_100_Ohm+
J7 L1_DIFF_5/6/5_90_Ohm+
J19 L3_5mil_50_ohm
J4 L3_DIFF_4/11/4_100_Ohm-
J9 L1_DIFF_5/6/5_90_Ohm-
J14 L3_8.75mil_37.5_Ohm
JQ8 L6_4.5mil_55_Ohm
JQ23 L6_6mil_50_ohm
JQ6 L6_10.5mil_37.5_Ohm
JQ18 L6_DIFF_8/4.5/8_70_Ohm+
JQ16 L6_DIFF_8/4.5/8_70_Ohm-
JQ7 L6_DIFF_5/6/5_90_Ohm+
JQ9 L6_DIFF_5/6/5_90_Ohm-
JQ13 L6_DIFF_4/7/4_100_Ohm+
JQ22 L6_DIFF_4/7/4_100_Ohm-
JQ3 L6_DIFF_4/12/4_110_Ohm+
JQ5 L6_DIFF_4/12/4_110_Ohm-
JQ20 L4_4mil_55_Ohm
JQ19 L4_5mil_50_ohm
JQ14 L4_8.75mil_37.5_Ohm
JQ27 L4_DIFF_8/7/8_70_Ohm+
JQ26 L4_DIFF_8/7/8_70_Ohm-
JQ15 L4_DIFF_4/6/4_90_Ohm+
JQ17 L4_DIFF_4/6/4_90_Ohm-
JQ10 L4_DIFF_4/11/4_100_Ohm+
JQ4 L4_DIFF_4/11/4_100_Ohm-
JQ11 L4_DIFF_3.5/16/3.5_110_Ohm+
JQ21 L4_DIFF_3.5/16/3.5_110_Ohm-
X_H1X2_black-RH
MSI CORPORATION
Title
Screw & EMI
Size C
Document Number MS-14221
Rev 21
Date: Thursday, September 13, 2007
Sheet 39 of 48

PCB1

PCB

Hannstar

UME3003

PCMCIA R-Eject

PCMCIA-EJECT
E21-1022010-H21

SCREW1

PCMCIA Screw

PCMCIA Screw

SCREW2

PCMCIA Screw

PCMCIA Screw

SCREW3

VGA Screw

VGA Screw

SCREW4

VGA Screw

VGA Screw

SCREW5

MDC Screw

MDC Screw

SCREW6

MDC Screw

MDC Screw

UME3004

DDR Mylar

DDR_MYLAR

UME3005

FAN Mylar

FAN_MYLAR

UME3006

Speaker Mylar

Speaker_MYLAR

UME3007

HDD Mylar

HDD_MYLAR

UME3008

PCMCIA Mylar

PCMCIA_MYLAR

CARD1

MDC

MDC

CABLE1

MDC Cable

MDC Cable

GASKET1

GASKET

X_PR GASKET

GASKET2

GASKET

X_PCMCIA GASKET

GASKET3

GASKET

X_PCMCIA GASKET

FM5 X_F_PAD_M100

FM3 X_F_PAD_M100

FM23 X_F_PAD_M100

FM16 X_F_PAD_M100

FM13 X_F_PAD_M100

FM12 X_F_PAD_M100

FM10 X_F_PAD_M100

FM9 X_F_PAD_M100

FM6 X_F_PAD_M100

FM4 X_F_PAD_M100

FM15 X_F_PAD_M100

FM11 X_F_PAD_M100

FM20 X_F_PAD_M100

FM26 X_F_PAD_M120

FM24 X_F_PAD_M120

FM28 X_F_PAD_M120

FM29 X_F_PAD_M120

FM17 X_F_PAD_M120

FM7 X_F_PAD_M120

FM31 X_F_PAD_M120

FM27 X_PANEL_PAD

FM19 X_F_PAD_M120

FM30 X_F_PAD_M120

FM14 X_F_PAD_M120

FM18 X_F_PAD_M120

FM8 X_PANEL_PAD

FM25 X_F_PAD_M120

FM2 X_F_PAD_M120

FM1 X_F_PAD_M120

FM21 X_F_PAD_M120

FM22 X_F_PAD_M120

MSI CORPORATION

Title: Non-Footprint for BOM

Size: B


Document Number: MS-14221

Rev: 21


Date: Thursday, September 13, 2007

Sheet 40 of 48

G3 -> M1/SX -> MO/S0(AC Mode)



M0/S0->M1/S3(AC Mode)




MSI CORPORATION

Title: Power Sequency


Size: C | Document Number: MS-14221 | Rev: 21

Date: Thursday, September 13, 2007 | Sheet 41 of 48


G3->M0/S0(Battery Mode)




M0/S0->MOff/S3(Battery Mode)



MSI CORPORATION			
Title: Power Sequency			
Size: C	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007		Sheet 42 of 48	



MSI CORPORATION	
Title	POWER DIAGRAM(DC&Battery)
Size: B	Document Number: MS-14221
Rev: 21	
Date: Thursday, September 13, 2007	Sheet 43 of 48



MSI CORPORATION			
Title: POWER DIAGRAM(Only Battery)			
Size: B	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007	Sheet 44 of 48		

MS-14221 Change history:

Verion : 2.1

1. Modify Block Diagram for MS-1422---P01

2. Modify PN of GL960(NB)---P05~P10

3. NC decupling cap
 "CG9,CG11,CG12,CG14,CG8,CG10,CG7,CG13---P06

4. NC all parts of SDVO---P14

MSI CORPORATION			
Title: Change Histoy			
Size: B	Document Number: MS-14221		Rev: 21
Date: Thursday, September 13, 2007		Sheet 45 of 48	